Innovative Integration
 
Log inUsernamePassword
Log me on automatically each visit    
Register
Register
Log in to check your private messages
Log in to check your private messages
How many user IOs available on duet !

 
Post new topic   Reply to topic    II Support Forum Index -> Duet
View previous topic :: View next topic  
Author Message
amane



Joined: 17 Apr 2006
Posts: 118
Location: Simi Valley

PostPosted: Thu May 14, 2009 3:57 pm    Post subject: How many user IOs available on duet ! Reply with quote

Q: How many user IO pins are available on Duet ?

Ans :

1. Duet has 1 Virtex2Pro (VP40) user FPGA
This FPGA is connected to PMC j4 connector.
So there are 64 pins available on J4 connector from user FPGA.
Also few reserved pins on PMC connectors are hooked up to user FPGA.
There are 8 reserved pins hooked up to J2 connector.
On the XMC connector there are 6 pins connected from the user FPGA.

On PXI interface there are 24 IO pins hooked from the user FPGA along with 8 trigger ports.
Back to top
View user's profile Send private message Visit poster's website
neurotech
Distributor


Joined: 28 Apr 2006
Posts: 2
Location: Singapore

PostPosted: Thu May 14, 2009 9:11 pm    Post subject: Re: How many user IOs available on duet ! Reply with quote

amane wrote:
Q: How many user IO pins are available on Duet ?

Ans :

1. Duet has 1 Virtex2Pro (VP40) user FPGA
This FPGA is connected to PMC j4 connector.
So there are 64 pins available on J4 connector from user FPGA.

[Mostafa] Do you mean JN4 connector page 198 of User Manual?

Also few reserved pins on PMC connectors are hooked up to user FPGA.

[ Mostafa] are you referring to J2 below or it is something else?

There are 8 reserved pins hooked up to J2 connector.

[ Mostafa] are you referring to CJ2 page 212-216 of User Manual, it is PXI connector? Totally 38 pins of FPGA are connected to this connectors A1 - A3, A16-A21, B2, B16, B18-B21 and C1 .C3, C18-C21, D1-D3, D15-D21, E1-E3, E15-E21, Am I right?

On the XMC connector there are 6 pins connected from the user FPGA.

[Mostafa] are you referring to P1-XMC pages 210-211 ? Could you specify wich pins are connected to FPGA?

On PXI interface there are 24 IO pins hooked from the user FPGA along with 8 trigger ports.


[ Mostafa] Have repeated J2 ( CJ2) above ? Where are those 24 pins?
If you provide a schematic diagram will be more clear
Back to top
View user's profile Send private message Visit poster's website
jhenderson
Site Admin


Joined: 07 Mar 2006
Posts: 2267
Location: So. Cal. USA

PostPosted: Fri May 22, 2009 8:17 am    Post subject: Schematic excerpt Reply with quote

A schematic excerpt has been emailed to you
Back to top
View user's profile Send private message Visit poster's website
Display posts from previous:   
Post new topic   Reply to topic    II Support Forum Index -> Duet (GMT - 8 Hours)
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
You cannot attach files in this forum
You cannot download files in this forum

© Copyright 2006-2012 Innovative Integration
Powered by phpBB © 2001, 2002 phpBB Group
Based on iCGstation v1.0 Template By Ray © 2003, 2004 iOptional