- Posts: 1
- Joined: Wed Feb 03, 2010 10:46 pm
First run the timing analyzer and pin point the nature and source of error.
SX95T FPGA clock is set at an optimal rate to meet timing for most of the carefully planned designs.
Innovative Integration Inc.